

Ref. no. 3

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **52055343 A**

(43) Date of publication of application: 06 . 05 . 77

(51) Int. Cl.

G06F 3/00

(21) Application number: 50130706

(22) Date of filing: 30 . 10 . 75

(71) Applicant: **NEC CORP**

(72) Inventor: INOUE NORIO
ISHII KENICHI
KOYAMA YASUO

(54) DATA COMMUNICATION PROCESSOR



(57) Abstract:

PURPOSE: The using condition of circuits is always counted by providing a counter to the communication

control unit. As a result, the output of timer circuit is stopped when no circuit is in available state. Thus, unnecessary interruption can be effectively prevented, effectively economizing CPU processing.

COPYRIGHT: (C)1977,JPO&Japio

In a data communication control device providing a timer circuit sending an interruption signal of a constant period to a central processor unit (CPU), controlling a plurality of lines by instructions of the CPU, the data communication control device includes means for prohibiting the interruption signal from being sent when there is no line in a state of use according to a content of a counter, counting the number of lines which is in a state of use in the counter according to a stop instruction and use of lines of the CPU.



第 2 回